Amazon DFT Engineer 

India, Karnataka 

464925300

Work hard. Have fun. Make history.We are seeking a skilled and hands-on DFT Engineer (Level 5) to contribute to the Design-for-Test (DFT) implementation for SoCs. This role requires strong technical expertise in scan, MBIST, boundary scan, STA closure, and silicon readiness to support high-volume SoC products. You will work in a cross-functional team environment alongside RTL, physical design, and test engineering teams.Key job responsibilities
Insert, and verify DFT logic and components in subsystem RTL netlists. Enhance and improve DFT implementation to achieve DFT coverage targets. Review sign-off level, timing closure using static timing analysis of DFT mode. Generate and sign off high-quality pre-silicon DFT patterns.

Education: BS/BE or MS/ME in Electrical/electronic or Computer Engineering or related discipline.Experience:
• Minimum 5+ years in semiconductor industry as a DFT engineerTechnical Expertise:
Insert, and verify DFT logic and components in subsystem RTL netlists. Enhance and improve DFT implementation to achieve DFT coverage targets. Generate and sign off high-quality pre-silicon DFT patterns.Scan / ATPG:
• Hands-on experience in scan insertion and ATPG pattern generation for high fault coverage.
• Debugging RTL/Gate-level mismatches during scan simulation.
• Experience with IEEE 1500, 1687 (IJTAG) for core-level DFT integration.MBIST / Memory Repair:
• MBIST, BISR, and BIHR insertion tools and methodologies.
• Familiarity with shared-bus MBIST architecture is a plus.
• Experience in memory repair signature generation and validation.Boundary Scan & IJTAG:
• Working knowledge of IEEE 1149.x (Boundary Scan), and 1500, and 1687 IJTAG implementation.
• IJTAG ICL extraction, PDL modeling using Siemens Tessent (is a plus) or equivalent.STA / Timing Closure:
• Static timing analysis (STA) with DFT constraints for shift and capture paths.
• DFT-aware timing closure in collaboration with physical design teams.Automation & Scripting:
• Experience in developing automated workflows using Python, Tcl, or Perl.
• Reusable scripts for DFT flow integration, reporting, and analysis.Soft Skills & Collaboration:
• Strong communication skills; ability to collaborate with RTL, physical design, test, and PE teams.

Debug / Post-Silicon:
• Post-silicon DFT pattern validation and silicon debug.
• Collaboration with ATE and Product Engineering teams for bring-up and correlation.
• Familiarity with failure triage using scan diagnosis tools.Soft Skills:
• Ability to work in a fast-paced, evolving environment
• Self-driven, detail-oriented, execution-focused.
• Team player with the ability to work across international teams.