The point where experts and best companies meet
Asic Design Technical Leader – & Timing Constraints Focus jobs at Cisco in United States, San Jose
Discover your perfect match with Expoint. Search for job opportunities as a Asic Design Technical Leader – & Timing Constraints Focus in United States, San Jose and join the network of leading companies in the high tech industry, like Cisco. Sign up now and find your dream job with Expoint
Company (1)
Job type
Job categories
Job title (1)
United States
State
San Jose
109 jobs found
17.12.2024
C
Cisco ASIC Engineering Technical Leader United States, California, San Jose
Share
Description:Full job details
Architect block, cluster and top level DV environment infrastructure. Create DV infrastructure from scratch for block, cluster and top level environments. Maintaining existing DV environments and enhancing them. Ensuring complete...
These jobs might be a good fit
17.12.2024
C
Cisco Senior ASIC Design Engineer United States, California, San Jose
Share
Description:Full job details
Write micro-architecture specifications and participate in reviews. Implement Verilog RTL to meet timing, performance, and power requirements. Contribute to full chip integration and timing methodology/analysis. Develop and analyze functional coverage....
17.12.2024
C
Cisco ASIC Design Technical Leader – & Timing Constraints Focus United States, California, San Jose
Share
Description:Full job details
Being a member of design team who oversees fullchip SDCs and works with physical design and DFT teams to close fullchip timing in multiple timing modes. Option to also do...
17.12.2024
C
Cisco Software Engineering Technical Leader United States, California, San Jose
Share
Description:Full job details
Bachelors + 12 years of related experience, or Masters + 8 years of related experience, or PhD + 5 years of related experience in an Engineering role. Experience using C++...
17.12.2024
C
Cisco ASIC Design Test United States, California, San Diego
Share
Description:Full job details
Responsible for implementing the Hardware Design-for-Test (DFT) features that support ATE, in-system test, debug and diagnostics needs of the designs. Responsible for development of innovative DFT IP in collaboration with...
17.12.2024
C
Cisco ASIC Design Test Engineer United States, California, San Jose
Share
Description:Full job details
Responsible for implementing the Hardware Design-for-Test (DFT) features that support ATE, in-system test, debug and diagnostics needs of the designs. Responsible for development of innovative DFT IP in collaboration with...
16.12.2024
C
Cisco ASIC STA Engineering Technical Leader United States, California, San Jose
Share
Description:Full job details
Leading architecture design and optimization in the early stages of chip development, focusing on timing context and budgeting for enhanced performance. Developing and refining timing and sign-off methodologies, driving the...
Share
Description:Full job details
Architect block, cluster and top level DV environment infrastructure. Create DV infrastructure from scratch for block, cluster and top level environments. Maintaining existing DV environments and enhancing them. Ensuring complete...
These jobs might be a good fit
Find your dream job in the high tech industry with Expoint. With our platform you can easily search for Asic Design Technical Leader – & Timing Constraints Focus opportunities at Cisco in United States, San Jose. Whether you're seeking a new challenge or looking to work with a specific organization in a specific role, Expoint makes it easy to find your perfect job match. Connect with top companies in your desired area and advance your career in the high tech field. Sign up today and take the next step in your career journey with Expoint.