The point where experts and best companies meet
Google ASIC RTL Design Engineer Machine Learning Accelerators United States, California, Sunnyvale 936118111
14.08.2024
Share
Info Note: By applying to this position you will have an opportunity to share your preferred working location from the following: Sunnyvale, CA, USA; Madison, WI, USA.Note: By applying to this position you will have an opportunity to share your preferred working location from the following:.
- Bachelor's degree in Electrical Engineering, Computer Engineering, or equivalent practical experience.
- 2 years of experience in Digital design using SystemVerilog RTL.
Preferred qualifications:
- Master's degree or PhD in Electrical Engineering or Computer Science.
- 4 years of experience in digital/ASIC design using SystemVerilog or RTL.
- Experience in one or more successful ASIC products from concept to silicon.
- Experience interacting with software, system hardware, and other cross-functional teams.
- Experience defining SoC IP interfaces and methodologies.
- Understanding in computer architecture/memory subsystem architecture.
These jobs might be a good fit
