Finding the best job has never been easier
Cisco ASIC Engineering Technical Leader United States, California, San Jose 918285559
26.06.2024
Share
Who You'll Work With
You will be in the Silicon One development organization as an ASIC Implementation Technical Lead in San Jose, CA with a primary focus on Design-for-Test. You will work with Front-end RTL teams, backend physical design teams to understand chip architecture and drive DFT requirements early in the design cycle. As a member of this team you will also be involved in crafting groundbreaking next generation networking chips. You will help lead to drive the DFT and quality process through the entire Implementation flow and post silicon validation phases with additional exposure to physical design signoff activities.
What You'll Do
- Responsible for thorough test planning and development of test benches to verify comprehensive Design-for-Test (DFT) architecture that supports ATE screening, in-system test, debug and diagnostics needs of the design
- Work closely with the design/design-verification and PD teams to enable the integration and validation of the Test logic in all phases of the implementation and post silicon validation flows.
- Work with the team on Innovative Hardware DFT & test strategy aspects for new silicon device models, bare die & stacked die, driving re-usable test and debug methodologies and standards
- Work with the team on DFT challenge identification, cross-functional solution brainstorming and implementation plan development, and lead junior engineers to deliver expected implementations on schedule.
- The job requires the candidate to have the ability to craft solutions and debug with minimal mentorship.
Who You Are
You are an ASIC Design for Test Hardware Engineer with 7+ years of related work experience with a broad mix of technologies.
Minimum Qualifications:
- Bachelor's or a Master’s Degree in Electrical or Computer Engineering required with at least 7 years of experience.
- Knowledge of the latest innovative trends in DFT, test and silicon engineering.
- Experience with Jtag protocols, Scan and BIST architectures, including memory BIST and boundary scan.
- Experience on hardware design specifications and verification plan/matrix, RTL & testbench implementations.
- Experience on DFT quality sign off checklist and reviews for chip tape out, including test coverage, STA.
- Experience on pre-silicon DFT implementation and verification flows, and post-silicon test bring up procedures.
- Verification skills include, System Verilog Logic Equivalency checking and validating the Test-timing of the design
- Experience working with Gate level simulation, debugging with VCS and other simulators.
- Post-silicon validation and debug experience; Ability to work with ATE patterns, P1687; Ability to analyze and root cause test failures on ATE
- Scripting skills: Tcl, Python/Perl.
Preferred Skills:
- DFT CAD development – Test Architecture, Methodology and Infrastructure
- Post silicon validation using DFT patterns.
Day to day, we focus on the give and take. We give our best, give our egos a break, and give of ourselves (because giving back is built into our DNA.) We take accountability, bold steps, and take difference to heart.
These jobs might be a good fit
