Expoint - all jobs in one place

The point where experts and best companies meet

Limitless High-tech career opportunities - Expoint

Qualcomm Senior Digital Design Engineer 
Taiwan, Hsinchu 
673019135

30.05.2024

Job Area:

Engineering Group, Engineering Group > ASICS Engineering

Minimum Qualifications:

• Bachelor's degree in Science, Engineering, or related field and 2+ years of ASIC design, verification, validation, integration, or related work experience.

Master's degree in Science, Engineering, or related field and 1+ year of ASIC design, verification, validation, integration, or related work experience.

PhD in Science, Engineering, or related field.

Preferred Qualifications:

  • Master’s degree in Electrical / Electronic Engineering, Computer Engineering, or Computer Science.

  • 3+ years of ASIC design, verification, validation, integration, FPGA or related work experience.

  • 2+ years of experience with architecture and design tools.

  • 2+ years of experience with implementation on MCU system and image signal processing.

  • 2+ years of experience with scripting tools and programming languages, including python and TCL.

  • 2+ years of experience with design verification methods.

  • Knowledge of Neural Networks HW implementations and NN Accelerators

  • Knowledge of camera interfaces such as MIPI

  • Knowledge of HW implementations of video and image processing

  • SoC designs for image processing.

  • Low-power always-on designs

Principal Duties & Responsibilities:

  • Applies ASIC knowledge and experience to define, model, design (digital), optimize, verify, validate, implement, and document IP (block/SoC) development for a variety of high performance, high quality, low power products.

  • Creates architectures, circuit specifications, logic designs, and/or system simulations based on system-level requirements.

  • Evaluates all aspects of process flow from high-level design to synthesis, place and route, timing and power use, and verification or similarly for custom circuit design/layout flow.

  • Understands the concept for Design-For-Test and Memory-BIST to provide testable RTL code and know how to perform the digital design flow.

  • Writes detailed technical documentation for EDA/IP/ASIC projects.

Level of Responsibility:

  • Disciplined and works independently with minimal supervision.

  • Decision-making may affect work beyond immediate work group.

  • Requires verbal and written communication skills to convey information. May require basic negotiation, influence, tact, etc.

  • Has a moderate amount of influence over key organizational decisions (e.g., is consulted by senior leadership to make key decisions).

  • Tasks require multiple steps which can be performed in various orders; some planning, problem-solving, and prioritization must occur to complete the tasks effectively.

Qualcomm expects its employees to abide by all applicable policies and procedures, including but not limited to security and other requirements regarding protection of Company confidential information and other confidential and/or proprietary information, to the extent those requirements are permissible under applicable law.