Expoint - all jobs in one place

Finding the best job has never been easier

Limitless High-tech career opportunities - Expoint

Apple ASIC Design Engineer - Memory Cache Controller 
United States, California 
97579551

01.06.2024
Description
Participate in Cache micro architecture development from specifications found from architecture guideline and model analysis.Develop/debug RTL design of different sections of the cache.
Key Qualifications
  • Development of memory systems.
  • Experience in RTL/micro-architecture definition.
  • Experience in PPA (performance/power/area) analysis.
  • Knowledge of dedication coherent memory system or interconnect architectures.
  • Strong cache design background including good understanding of different memory organizations and tradeoffs.
  • Knowledge of dedication memory subsystem and dram controller.
  • Hands on Experience with multi-processor cache coherence protocols
Education & Experience
Bachelors Degree + 10 Years of Experience.
Pay & Benefits
  • At Apple, base pay is one part of our total compensation package and is determined within a range. This provides the opportunity to progress as you grow and develop within a role. The base pay range for this role is between $170,700 and $300,200, and your base pay will depend on your skills, qualifications, experience, and location.Note: Apple benefit, compensation and employee stock programs are subject to eligibility requirements and other terms of the applicable plan or program.
  • Apple is an equal opportunity employer that is committed to inclusion and diversity. We take affirmative action to ensure equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics.