Expoint - all jobs in one place

The point where experts and best companies meet

Limitless High-tech career opportunities - Expoint

Cisco Principal DSP Engineer – Coherent Optical Transmission Systems 
United States, Massachusetts 
915093369

18.02.2025
The application window is expected to close on 3/24/25

Job posting may be removed earlier if the position is filled or if a sufficient number of applications are received.

Your Impact

With your expertise in DSP for coherent optical transceivers, FEC, and modeling, you help the team to develop the next generation of low-power and high-performance coherent transceivers. Here are some examples of possible topics:

  • Invent, simulate and validate new DSP or FEC algorithms (both in floating-point and fixed-point precision) to improve performance and functionality or lower power consumption
  • Test and optimize these algorithms on actual hardware and correlate performance with previous simulations
  • Develop models of analog RF and optical components and evaluate system performance with these models
  • Analyze performance of developed transceiver modules and update models and simulation environments to accurately match the measured results
Minimum Qualifications:

Typically: Bachelors + 15 years of related experience, or Masters + 12 years of related experience, or PhD + 8 years of related experience

  • + 10 years of industry experience in related fields.
  • Experience with Digital Signal Processing (DSP) and/or Forward Error Correction (FEC) for coherent optical communications.
  • Experience in modeling communication systems.
  • Programming experience in C/C++, Python, Matlab, or similar languages.
  • A master's or Ph.D. degree in mathematics, physics, or electrical engineering is highly recommended, although not strictly required.
Preferred Qualifications:
  • A master's or Ph.D. degree in mathematics, physics, or electrical engineering is highly recommended, although not strictly required.
  • Experience with C++, Linux, and version control systems, specifically SVN and Perforce.
  • Experience with Verilog or VHDL, and/or collaboration with ASIC designers.
  • Experience presenting technical information to colleagues.