Expoint - all jobs in one place

Finding the best job has never been easier

Limitless High-tech career opportunities - Expoint

Intel IP Logic Design Engineer 
Bolivia, Santa Cruz, San José de Chiquitos 
877956480

22.07.2024

Develops the logic design, register transfer level (RTL) coding, and simulation for an IP required to generate cell libraries, functional units, IP blocks, and subsystems for integration in full chip designs. Participates in the definition of architecture and microarchitecture features of the block being designed. Applies various strategies, tools, and methods to write RTL and optimize logic to qualify the design to meet power, performance, area, and timing goals as well as design integrity for physical implementation. Reviews the verification plan and implementation to ensure design features are verified correctly and resolves and implements corrective measures for failing RTL tests to ensure correctness of features. Supports SoC customers to ensure highquality integration and verification of the IP block. Drives quality assurance compliance for smooth IPSoC handoff.Minimum Qualifications:The candidate must possess a minimum of bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or equivalent.-0-2 years of relevant logic design/pre-silicon verification experience with multiple project cycles.-Advanced English level- Costa Rican unrestricted work permit.-0-2 years of logic design/pre-silicon verification experience with various tools and methodologies including but not limited to:System VerilogRTL simulatorsVLSI or Structural and Physical design flow/methodology experience.Preferred Qualifications:Testbench developmentWork experience with system Verilog or OVM or UVM or Object-Oriented Programming (OOP)Formal Equivalence TestingRTL model buildPower-aware simulationCoverage-based random constraint simulationCapable in developing testplans, tests and verification environment based on High Level Architecture specifications.Power management, IOSF, AHB, PCI express or any industry standard BUS protocol experience a plusOVM / UVMScripting (Python/Perl/Shell)Interactive debuggerWe offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock, bonuses, as well as, benefit programs which include health, retirement, and vacation. Find more information about all of our Amazing Benefits