Microsoft Senior Verification Engineer 

United States, Washington 

854410899

As a Senior Verification Engineer in the Accelnet Hardware team, you will be responsible for building, testing, and deploying networking acceleration on Azure, and the largest deployment of Field-Programmable Gate Array (FPGA) SmartNICs (Azure Boost) in the world. You will develop the infrastructure for next-generation Software-Defined Networking (SDN), including arbitrary packet manipulations, reducing virtualization overhead, improving network security, enhancing connection establishment performance, and improving performance with Remote Direct Memory Access (RDMA) and custom network protocols. You should be able to drive projects with both hardware and software teams, both inside and outside of Microsoft.This is a unique opportunity for a Senior Verification Engineer to see Register-Transfer Level (RTL) code go to production within weeks instead of years. Come help build one of the few truly hyperscale global clouds with innovations possible at every level of the computing stack.

Required Qualifications:

• 7+ years of technical engineering experience in hardware design verification, verification methodologies, and system Verilog
  • OR Bachelor's degree in Electrical Engineering, Computer Science, Computer Engineering, Information Technology, or related field AND 5+ years of technical engineering experience
  • OR Master's degree in Electrical Engineering, Computer Science, Computer Engineering, Information Technology, or related field AND 3+ years of technical engineering experience
  • OR Doctorate degree in Electrical Engineering, Computer Science, Computer Engineering, Information Technology, or related field.
• 3+ years of technical engineering experience with Universal Verification Methodology (UVM), System Verilog and Verification Fundamentals.

Other Qualifications:

• Ability to meet Microsoft, customer and/or government security screening requirements are required for this role. These requirements include, but are not limited to the following specialized security screenings:
  • Microsoft Cloud Background Check: This position will be required to pass the Microsoft Cloud Background Check upon hire/transfer and every two years thereafter.

Preferred Qualifications:

• 10+ years of technical engineering experience
  • OR Bachelor's degree in Electrical Engineering, Computer Engineering, Mechanical Engineering, or related field AND 8+ years of technical engineering experience with hardware design verification, verification methodologies, and system Verilog
  • OR Master's degree in Electrical Engineering, Computer Engineering, Mechanical Engineering, or related field AND 6+ years of technical engineering experience with hardware design verification, verification methodologies, and system Verilog
  • OR Doctorate degree in Electrical Engineering, Computer Engineering, Mechanical Engineering,or related field AND 3+ years of technical engineering experience with hardware design verification, verification methodologies, and system Verilog
• Understanding of
  • constrained random verification principles and experience in writing comprehensive test plans,
  • AND system Verilog constraints, functional coverage, and assertions,
  • AND networking fundamentals, including protocols such as IPV4, IPV6, TCP, UDP, DTLS, among others,
  • AND formal verification
• 10+ years of project experience verifying several designs at unit and system level.
• Experience in scripting languages such as Python and PowerShell.
  

Certain roles may be eligible for benefits and other compensation. Find additional benefits and pay information here:

Microsoft will accept applications for the role until May 25, 2024.

• Build scalable constrained random verification environment in system Verilog using prevalent verification methodologies.
• Create comprehensive test plans to address functional scenarios in discussions with the software and hardware design teams.
• Execute the test plan by adding testcases and :957 tracking verification through coverage driven metrices.
• Create and enhance verification environment by adding sequences, constraints, assertions, and functional coverage.
• Scripts to automate and maintain execution of test suits to support continuous integration (CI) and continuous development (CD) flow.
• Apply Agile development methodologies such as hosting code reviews, sprint planning, frequent deployment to cloud, and iterative development of features.
• Handle occasional on-call responsibilities for addressing hardware issues reported by our customers.

Embody our