The point where experts and best companies meet
Google Senior CPU Design Verification Engineer Silicon Taiwan, New Taipei 652029495
10.06.2024
Share
Minimum qualifications:
- Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience.
- 5 years of experience with verification methodologies and languages such as UVM and SystemVerilog.
- Experience developing and maintaining verification testbenches, test cases, and test environments.
Preferred qualifications:
- Master’s degree in Electrical Engineering, Computer Science, or related field.
- Experience with UVM, SystemVerilog, or other scripting languages such as Python, Perl, Shell, Bash, etc.
- Knowledge of general purpose operating systems such as Linux and Android.
- Familiarity with ARM Instruction Set Architecture.
These jobs might be a good fit
