The point where experts and best companies meet
Apple Design Verification Engineer United Kingdom, England, Cambridge 647735191
06.06.2024
Share
Description
Use SystemVerilog, UVM and C++ with industry-leading simulation tools and methodologies to verify complex GPU designs .Develop verification plans in coordination with design leads and architectsCreate and maintain verification test bench components and environmentsGenerate directed and directed random testsRun simulations and debug design and environment issuesBuild functional coverage points, analyze coverage, and improve test environment to target coverage holesBuild automated verification flows for block verificationWork with other block and core level engineers to ensure seamless verification flow
Key Qualifications
- Expertise with verification languages such as SystemVerilog, Specman or Vera & verification methodologies such as UVM/OVM is a plus.
- Experience of working in complex ASIC or SoC designs
- Expertise with HDL simulators & waveform viewers
- Experience defining coverage space, writing coverage model, analyzing results
- Experience working under strict schedule deadlines with the ability to handle multiple priorities
- Graphics architecture and programming (OpenGL/OpenCL) highly desired. Strong knowledge of computer architecture, general purpose microprocessor and memory sub-system micro-architecture in lieu of graphics experience.
- Experience with scripting languages like Python, Go, Perl or Ruby is a plus
- Excellent communication skills and ability to collaborate
Education & Experience
BS/MS CE or EE or related field,
Additional Requirements
- Successful candidates based in Cambridge will be working as part of a wider Cambridge / St Albans team. Travel to St Albans will be required from time to time .
These jobs might be a good fit
