Expoint - all jobs in one place

The point where experts and best companies meet

Limitless High-tech career opportunities - Expoint

Microsoft Physical Design Methodology Engineer 
United States, California 
594971044

11.06.2024

We are looking for a. As part of our DPU silicon team, you will help lead the way for our cutting-edge ASICs, supporting world-class silicon Physical Design.


Required/Minimum Qualifications:

  • 7+ years of related technical engineering experience

o OR Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 4+ years technical engineering experience or internship experience

o OR Master's degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 3+ years technical engineering experience or internship experience

o OR Doctorate degree in Electrical Engineering, Computer Engineering, Computer Science, or related field.

  • 7+ years of physical design experience, including hands-on experience in synthesis, place & route, and STA.
  • 4+ years of experience with Synopsys design tools (DC, ICC2/Fusion-Compiler, PrimeTime).
  • 2+ years of experience on scripting (TCL/Perl) and/or flow automation

Other requirements:

  • Ability to meet Microsoft, customer and/or government security screening requirements are required for this role. These requirements include but are not limited to the following specialized security screenings: Microsoft Cloud Background Check: This position will be required to pass the Microsoft Cloud Background Check upon hire/transfer and every two years thereafter.

Preferred Qualifications:

  • 10+ years of physical design experience (including synthesis, place & route, LEC, STA, physical verification, and EM/IR).
  • Experience developing/maintaining a production flow environment supporting synthesis, PnR, LEC, STA, etc.
  • Deep understanding of timing constraints, including derates & margins, CDC issues, clock constraints, budgeting, etc.
  • Demonstrated tapeout experience in TSMC 7nm or below, or comparable.

Microsoft will accept applications for the role until June 20, 2024.

Responsibilities
  • Ownership of flows and automation for critical tools (place & route, extraction/STA, physical verification, etc); deploy and test new flows; debug issues & improve existing flows.
  • Work closely with Physical Design and Front End team members across functions and geographies to monitor, track, and resolve issues in tools and design flows.
  • Work with tool vendors to resolve key design challenges, improve our flows, and resolve tool issues.
  • Work closely with Physical Design team members to drive quality and QOR improvements.