The point where experts and best companies meet
Apple Mixed Signal Modeling/Verification Engineer United States, Texas, Austin 455242978
10.08.2024
Share
Description
Development of RNM RF/Analog models in System Verilog.Develop models with self-checking techniques.Assess required model accuracy level depending on verification goals.Work with Analog designers setting up AMS simulation environment.Debug complex chip digital-on-top testbenches and seek root causes for failures.
Minimum Qualifications
- Strong fundamentals in circuit nodal analysis.
- Basic fundamentals in analog circuit concepts/topologies.
- Familiarity with basic logic building blocks and HDL language like verilog.
- BSEE required.
Preferred Qualifications
- Experience in RNM coding in SystemVerilog.
- Experience working with Cadence mixed signal verification environment.
- Ability to read analog schematics and extract related main functionality.
- BSEE required. MSEE in CS/EE or equivalent is preferred.
Additional Requirements
Apple is an equal opportunity employer that is committed to inclusion and diversity. We take affirmative action to ensure equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics.
These jobs might be a good fit
