In this role, the key responsibilities are the following but not limited to:- Development of high performance analog mixed-signal IPs- Generate all relevant circuit views for a complex design flow e.g.Verilog-A models, timing views- Run post-layout simulations and validate top level-integration- Drive the layout activities- Review lab measurements.