Expoint - all jobs in one place

The point where experts and best companies meet

Limitless High-tech career opportunities - Expoint

Nvidia Senior ASIC Design Engineer 
United States, Massachusetts 
192919915

18.08.2024

Job Description

  • As a member of our digital logic interconnect design team, you will be responsible for implementing logic for our next-generation GPU's and SOCs which enable high-performance interconnect of multi-GPU/CPU/DPU system topologies for autonomous machines, Cloud and Data Centers, Deep learning, High-Performance Computing, Gaming, and Entertainment solutions. Tasks will include micro-architectural definition, RTL coding, logic debug, timing closure, power optimization and verification support. The ideal candidate will have 10+ years of direct experience with PCIE Physical/Datal-Link Layer or other industry standard protocols like CXL, AXI, CHI, UCIe USB, SATA.

What you'll be doing:

  • micro architecting the next generation of PCIE PL and DL

  • implementing readable, high-performance, area and power efficient RTL to achieve design targets, including upcoming performance, adaptability, and safety industry standards

  • collaborating with architects, external partners, software engineers and circuit designers to deliver best in class IP

  • partnering with our Physical Design team on partitioning, floorplanning and timing closure

  • providing design documentation, triaging and debugging functional and performance bugs, integration and infrastructure support and development

What we need to see:

  • Bachelors Degree in EE, CS or CE or equivalent experience

  • 8+ years of relevant experience or an Advanced Degree with equivalent experience

  • 5+ years experience in coding PCIE PL/DL logic or lower layers of the OSI stack in general

  • in-depth understanding of physical design

  • strong working knowledge of Verilog or System Verilog

  • strong collaboration and communication skills

  • able to lead junior engineers and assist management with task assignments, scheduling, and other project management tasks

Ways to stand out from the crowd:

  • good knowledge of PCIe PL/DL sub blocks such as: data scrambling, packet framing, NRZ/PAM4 encoding, equalization, TLPs/DLLPs, LTSSM, power states, errors, etc

  • knowledge of alternate protocol negotiation, CXL/UCIe would be an added advantage

  • experience in handling post-silicon bringup, and good understanding of signal integrity concepts

  • understanding of firmware/driver structures and their interaction with HW

You will also be eligible for equity and .