Intel SOC Timing Signoff Engineer 

India, Karnataka, Bengaluru 

145354168

Job Description: We are looking for experienced STA engineer to drive the timing convergence of the high performance SoCs. Responsibilities include � STA setup, convergence, reviews and sign-off for Multi-Mode and Multi-corner Multi voltage domain designs. Timing analysis, and timing closure at Partition/Sub-system/FC level.� Driving Convergence by influencing APR, Design teams stakeholders� Familiar with Constraint development and clean up.� Good understanding of different CTS strategies and providing the feedback to Implementation Team.� Good at Timing ECO Implementation strategy development/convergence. Should have an experience in enabling the Tweaker/Prime Time based ECO flows.� Work on Automation scripts with in STA tools for Methodology development.� Excellent debugging skills in implementation issues and ability to come up with creative solutions.� Evaluate multiple timing methodologies/tools on different designs and technology nodes.� Familiar with digital design Implementation RTL to GDSII : Synopsys/Cadence tools.� Familiar with LVF/POCV variation formats and understanding of deep sub-micron topics especially 28nm and below technology nodes.� Handson experience on timing closure industry standard high speed interfaces like DDR, PCIE, HBM, D2D8+ Years of relevant Experience after a Bachelor or Master of Engineering degree in Electrical/ Electronic/VLSI Engineering or related field. Solid Expertise in Primetime or Similar timing tools and good understanding of overall ASIC Physical Design/DFT, Tools and implication on Timing Convergence. Must have in-depth understanding of relevant areas of Library / Memory / Other collaterals and dependencies on STA.We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock, bonuses, as well as, benefit programs which include health, retirement, and vacation. Find more information about all of our Amazing Benefits