Qualcomm Analog/RF Senior Layout Engineer 

India, Karnataka, Bengaluru 

10431788

Job Area:

Engineering Services Group, Engineering Services Group > Layout Engineer

Develops block, macro, or chip level layouts and floorplans according to project requirements, specifications, and design schematics. Applies understanding of design manuals, established processes, layout elements, and basic electronic principles to create accurate designs that meet project needs. Conducts analyses, tests, and verifies designs using different tools and techniques to identify and troubleshoot issues, and stays abreast of new verification methods. Works with multiple internal and external stakeholders to align on projects, provide updates, and resolve issues.

Minimum Qualifications:

• Bachelor's degree in Electrical Engineering, Computer Science, Mathematics, Electronic Engineering, or related field and 2+ years of experience designing custom layouts in relevant domain (e.g., analog, mixed signal, RF, digital design), or related work experience.

Associate's degree in Computer Science, Mathematics, Electrical Engineering or related field and 4+ years of experience designing custom layouts in relevant domain (e.g., analog, mixed signal, RF, digital design), or related work experience.

High School diploma or equivalent and 6+ years of experience designing custom layouts in relevant domain (e.g., analog, mixed signal, RF, digital design), or related work experience.

• 2+ years of experience using layout design and verification tools (e.g., cadence, LVS, rmap).

Analog/RF Layout Engineer 3-8 Years

QCT RF/Analog design group is seeking an experienced Layout Engineer to fulfill both block and project lead level roles working in a large team environment. Responsibilities will vary depending on experience and expertise. The layout designer will be responsible for physical design of RF and analog circuits in a fast-paced environment. Detail custom layout including floorplan, placement, routing, verification, and release of final database for high frequency RF circuits. Provide accurate schedule and plan to meet project milestone deadlines, debug complex verification errors, mentor junior layout designers, able to lead a team to deliver high quality layout that meets design requirements, understanding of hierarchical planning and integration, chip design from top down and bottom up through Tapeout. The layout designer should have strong analog layout fundamentals and focused exposure to handling multi voltage domain circuit layouts, latchup and ESD aware layout development strategy.

MINIMUM QUALIFICATIONS:

At least 3+ years of experience in the following: - RF high frequency circuit custom layout at chip, block, and device levels - LNA, mixer, and VCO

Understanding layout effects on the circuit such as speed, capacitance, power and area etc.,

Scripting and automation experience is a plus.

PREFERRED QUALIFICATIONS:

-Virtuoso XL - Caliber DRC/ERC/LVS verification and debugging tools

EDUCATION REQUIREMENTS:

Required: Bachelor's, Electrical/Electronic Engineering

Qualcomm expects its employees to abide by all applicable policies and procedures, including but not limited to security and other requirements regarding protection of Company confidential information and other confidential and/or proprietary information, to the extent those requirements are permissible under applicable law.