The ideal candidate will have experience in ASIC design with:- Architecture research and/or development of memory or highly interconnected system architectures.- RTL/micro-architecture.- Knowledge of high-performance memory subsystem, including dram controller, PHY architecture and design, DFI interface and dram interface calibration/training mechanisms and algorithms is a plus.- Systems experience in characterizing performance, doing comparison studies, and documenting and publishing results.