Expoint - all jobs in one place

The point where experts and best companies meet

Limitless High-tech career opportunities - Expoint

IBM IBM SENIOR LOGIC DESIGN ENGINEER – Cache 
India, Karnataka, Bengaluru 
716925327

05.08.2024

Your Role and Responsibilities
  • Lead the Architecture, Design and development of processor L2 and LLC (Last Level Cache) for high-performance IBM Systems.
  • Design and architect L2 cache and LLC as driven by capacity, latency, bandwidth, and RAS requirements.
  • Develop the features, present the proposed architecture in the High level design discussions
  • Develop micro-architecture, Design RTL, Collaborate with Verification, DFT, Physical design, FW, SW teams to develop the feature
  • Signoff the Pre-silicon Design that meets all the functional, area and timing goals
  • Participate in silicon bring-up and validation of the hardware
  • Lead a team of engineers, guide and mentor team members, represent as Logic Design Lead in global forums.
  • Estimate the overall effort to develop the feature.
  • Estimate silicon area and wire usage for the feature.
    #ISDL_ESD2Q24, #ISAISDLESD24


Required Technical and Professional Expertise

  • 8 to 15 years of relevant experience
  • At least 1 generation of processor L2 cache or LLC design delivery leadership.
  • Expertise in cache coherence protocols for symmetric multiprocessors (SMP), covering both chip SMP and multi-socket SMP.
  • Experience with NuCA / NuMA (Non-uniform Cache / Memory architecture) architectures and implementations.
  • Working knowledge of memory consistency, store ordering, weakly and strongly ordered memory.
  • Experience in logical and physical design of caches including directories (tags, set associative memories), data SRAM, design for low latency, multiple parallel finite state machine design, deadlock-free designs.


Preferred Technical and Professional Expertise