The point where experts and best companies meet
Cisco ASIC Design Verification Engineer United States, California, San Jose 716577087
23.06.2025
Share
Who You'll Work With:
You will be in the Silicon One development organization as an ASIC design verification engineer in San Jose, CA. You collaborate closely with verification engineers, designers, hardware and cross-functional teams to verify the ASIC in simulation, in emulation, and during ASIC bring-up.
What You'll Do:
- Maintaining existing DV environments and enhancing them
- Construct test bench including scoreboard, agents, sequencers, and monitors for new blocks
- Write test plan, develop test cases, debug regression failures, and drive to module verification closure
- Ensuring complete verification coverage through implementation and review of code and functional coverage
Minimum Qualifications:
- Bachelor's or Master's degree and 8 years of relevant experience required; prior experience with System Verilog and UVM methodology
- Prior experience in verifying complex blocks, clusters and top level for SoC
- Prior experience building test benches from scratch, hands on experience with System Verilog constraints, structures and classes.
- Prior experience with functional coverage and constrained random DV environments.
- Scripting skills: Perl and/or Python scripting
Preferred Qualifications:
- Strong domain experience on one or more protocols in a plus – PCIe, CXL, Ethernet, AHB/AXI, DDR, MMU.
- Experience with Veloce/HAPS is a plus
- Formal verification (iev/vc formal) knowledge is a plus
These jobs might be a good fit
