The point where experts and best companies meet
Share
Position Overview:
In this position, you will be a member of the silicon engineering division of the NEX Group. As part of this high-performance team, you will be involved in the digital design of leading-edge Cryptographic, Ethernet, and Packet Processing solutions on best-in-class Ethernet products. The team is looking to hire engineers with RTL development experience to augment and provide technical leadership within the existing team. Experience in adjacent engineering disciplines such as software development would also be considered.
Responsibilities:
Developing the micro-architectural specification of complex design block(s).
Logic implementation of complex design block(s) using RTL coding techniques.
Working with pre-Silicon validation engineers to develop cluster-level directed/random tests and environments.
Working with the Physical Design (Layout) team on Synthesis, Formal Verification, and Timing Convergence.
Interacting closely with other teams such as Architecture, DFx, Software, Firmware, and Post-Silicon Validation.
Educational Qualifications:
At minimum, an Honours degree (level 8 on ) in Electronic Engineering, Computer Science, or equivalent.
Required Experience:
6+ years of RTL level Digital IC Design experience using System Verilog and/or Verilog.
Strong ASIC, SoC, or FPGA design experience.
Proven track record of successful first-time delivery of projects.
A self-starter with the ability to assume leadership roles.
Ability to work well in a diverse team environment.
Experience with industry-standard development tools and methodologies.
Preferred Experience:
Experience with languages such as C and/or C++, SystemC, OVM/UVM, SVAs, Perl, Shell scripting.
Experience in some of the following areas/tools: Synthesis, Formal Verification, DFT, VCS, PrimeTime, Design Compiler, Jasper (FPV).
These jobs might be a good fit