Finding the best job has never been easier
Apple SoC Physical Design Engineer PnR United States, California, Sunnyvale 678629952
Yesterday
Share
Key Qualifications
- Minimum BS.
- Previous internship/co-op, project work or relevant coursework in computer architecture, VLSI, design, logic design, or circuit design.
- Strong teamwork skills with the ability to collaborate with multiple functional teams across a variety of fields.
- Experience with Verilog, VHDL, Python, Perl, TCL and/or SPICE is beneficial.
Description
In Physical Design, you will be at the center of design effort collaborating with architecture, CAD, timing and logic design teams, with a critical impact on delivering best in class designs Knowledge of basic chip architecture, back end chip design flow, physical synthesis, floor-planning, place and route (PnR), power grid, timing (STA), physical design verification (DRC/LVS), EMIR (Redhawk/Totem/Voltus). Responsibilities would include:• Working with the logic design team to understand partition architecture and drive physical aspects early in the design cycle.• Completing netlist to GDS2 implementation for partition(s) meeting schedule and design goals.• Timing, physical and electrical verification, and driving the signoff closure for the partitions.• Resolve and improve design and flow issues related to physical design, identify potential solutions, and drive execution.
Education & Experience
Minimum BS
Pay & Benefits
- At Apple, base pay is one part of our total compensation package and is determined within a range. This provides the opportunity to progress as you grow and develop within a role. The base pay range for this role is between $55.82 and $84.09/hr, and your base pay will depend on your skills, qualifications, experience, and location.Note: Apple benefit, compensation and employee stock programs are subject to eligibility requirements and other terms of the applicable plan or program.
These jobs might be a good fit
