Qualcomm RF Layout Engineer 

India, Karnataka, Bengaluru 

604358205

Job Area:

Engineering Services Group, Engineering Services Group > Layout Engineer

Develops block, macro, or chip level layouts and floorplans according to project requirements, specifications, and design schematics. Applies understanding of design manuals, established processes, layout elements, and basic electronic principles to create accurate designs that meet project needs. Conducts analyses, tests, and verifies designs using different tools and techniques to identify and troubleshoot issues, and stays abreast of new verification methods. Works with multiple internal and external stakeholders to align on projects, provide updates, and resolve issues.

Minimum Qualifications:

• Bachelor's degree in Electrical Engineering, Computer Science, Mathematics, Electronic Engineering, or related field and 3+ years of experience designing custom layouts in relevant domain (e.g., analog, mixed signal, RF, digital design), or related work experience.

Associate's degree in Computer Science, Mathematics, Electrical Engineering or related field and 5+ years of experience designing custom layouts in relevant domain (e.g., analog, mixed signal, RF, digital design), or related work experience.

High School diploma or equivalent and 7+ years of experience designing custom layouts in relevant domain (e.g., analog, mixed signal, RF, digital design), or related work experience.

• 3+ years of experience using layout design and verification tools (e.g., cadence, LVS, rmap).

6-8 years

Educational Qualification:

• B.E /B.Tech or M.E/MTech in Electrical and Electronics are preferred.

Role & Responsibilities:

As a RF layout engineer, you will be responsible for:-

• Detailed transistor-level layout of RF and analog circuit blocks including LNA, mixers, PLL, LO generation, modulators, power amplifiers, ADC/DAC, baseband filters, and bandgap/bias/LDO.-

• Proven hands-on experience in layout design and methodology development.

• Block level and top-level layout through full verification flow including extraction, DRC, LVS, and DFM checking-

• Co-work with designers across geographies on block level and top-level floor planning-

• Layout review for power/ground routing, electromigration, signal path check, differential and IQ matching, and signal coupling-

• Top-level layout integration and verification

Key Qualifications:

• Experience in custom RF/analog layout with extensive knowledge of deep sub-micron CMOS (14nm FinFET and below)

• Knowledgeable in layout techniques for device matching, minimizing parasitic, RF shielding, and high frequency routing

• Solid understanding of RC delay, electromigration, and coupling

• Understanding of guard rings, DNW, PN junctions, and advanced process effects such as LOD, WPE, etc.

• High level proficiency in interpretation of CALIBRE DRC, ERC, LVS, etc.

• Knowledge of CADENCE layout tools

• Excellent communication skills and able to work with cross-functional teams

• Capability to lead other layout engineers for top-level integration

• Ability to recognize failure prone circuit and layout structures and proactively work with circuit designers for the best approach to resolve problems

• Scripting skills in PERL or SKILL are a plus.

Qualcomm expects its employees to abide by all applicable policies and procedures, including but not limited to security and other requirements regarding protection of Company confidential information and other confidential and/or proprietary information, to the extent those requirements are permissible under applicable law.