Expoint - all jobs in one place

The point where experts and best companies meet

Limitless High-tech career opportunities - Expoint

Qualcomm Director - ASIC/SoC Design Manager 
India, Karnataka, Bengaluru 
542980349

23.06.2024

Job Area:

Engineering Group, Engineering Group > Hardware Engineering

As a leading technology innovator, Qualcomm pushes the boundaries of what's possible to enable next-generation experiences and drives digital transformation to help create a smarter, connected future for all. As a Qualcomm Hardware Engineer, you will plan, design, optimize, verify, and test electronic systems, bring-up yield, circuits, mechanical systems, Digital/Analog/RF/optical systems, equipment and packaging, test systems, FPGA, and/or DSP systems that launch cutting-edge, world class products. Qualcomm Hardware Engineers collaborate with cross-functional teams to develop solutions and meet performance requirements.

Minimum Qualifications:

• Bachelor's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 8+ years of Hardware Engineering or related work experience.

Master's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 7+ years of Hardware Engineering or related work experience.

PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 6+ years of Hardware Engineering or related work experience.

Job Overview:

Person will be responsible for developing next generation SoCs for mobile products and its adjacencies. The role will require the candidate to understand and work on all aspects of VLSI development from micro architecture and platform architecture, front end design, and design convergence. The person is also responsible for overseeing physical design and verification aspects.

Job Description:

  • Full chip design for multi million gates SoC

  • Digital design and development (RTL)

  • Good understanding of the design convergence cycle in terms of architecture, micro-architecture, synthesis, timing closure and verification

  • Manage IP dependencies, planning and tracking of all front end design related tasks

  • Driving the project milestones across the design, verification and physical implementations

Minimum Qualifications:

  • Minimum 15 years of solid experience SoC design

  • Developing architecture and micro-architecture from specs

  • Understanding of various bus protocols AHB, AXI and peripherals like USB, SDCC

  • Understanding of Memory controller designs and Microprocessors is an added advantage

  • Understanding of Chip IO design and packaging is an added advantage

  • Familiarity with various bus protocols like AHB, AXI is highly desired

  • Ability to review top level test plans

  • Expertise in Synopsys Design Compiler Synthesis and formal verification with Cadence LEC

  • Working knowledge of timing closure is a must

  • Should have good post silicon bring up and debug experience

  • Should have good SoC integration exposure and its challenges

  • Should have good exposure to design verification aspects

  • Having SoC specification to GDS to commercialization experience is highly desired

  • Needs to makes effective and timely decisions, even with incomplete information.

  • Should possess a strong understanding of a particular technical area and accumulated significant experience in this area and other related areas.

  • Provides direction, mentoring, and leadership to a small to medium sized groups.

  • Should possess strong communication and leadership skills to ensure effective communication with Program

Qualcomm expects its employees to abide by all applicable policies and procedures, including but not limited to security and other requirements regarding protection of Company confidential information and other confidential and/or proprietary information, to the extent those requirements are permissible under applicable law.