Define, implement, and maintain methodologies for CDC, RDC, Lint, and CLP analysis.
Ensure RTL quality through static analysis, debugging, and architectural alignment.
Collaborate with design teams to interpret specifications and resolve RTL/System Verilog issues.
Support and maintain flows for analyzing infrastructure IPs and NoC architectures.
Automate static checks and integrate them into development flows using Python scripting.
Handle and collaborate using version control systems like Git.
Required Skills and Experience:
Expertise in static analysis tools for CDC, RDC, Lint, and CLP.
Strong experience in delivering clean, high-quality RTL code.
Ability to interpret and implement architectural and functional specifications.
Familiarity with infrastructure IPs and Network-on-Chip (NoC) designs.
Solid understanding of RTL design and debugging with System Verilog.
Proficiency in Git for version control.
Scripting experience in Python for tool automation and flow improvement.
“Nice To Have” Skills and Experience:
Exposure to front-end integration tools and design methodologies.
Strong interest and skill in flow development and automation.
Experience with IP management using IPXACT.
Understanding of behavioral and synthesized model correlation.
In Return:
We are proud to have a set of behaviors that reflects who we are and guides our decisions, defining how we work together to surpass ordinary and shape outstanding!