In this role, you will work with different technology nodes and provide flows/methodologies for the different tool sets. Working in a small team, you will be collaborating with the SRAM/digital/analog/RF/mix-signal circuit designs, layout teams, technology teams, and 3rd party EDA tool vendors to drive and coordinate efforts of developing, validating, and bringing up transistor level circuit design environment and flows, enhancing custom checks and data generation.