Expoint - all jobs in one place

Finding the best job has never been easier

Limitless High-tech career opportunities - Expoint

Apple CPU ML Microarchitect/RTL Engineer 
United States, California 
486657934

Today
As a CPU ML Microarchitect/RTL Engineer, you will own or participate in the following:• Micro-architecture development and specification - from early high-level architectural exploration, through micro-architectural research and arriving at a detailed specification.• RTL ownership - development, assessment and refinement of RTL design to target power, performance, area and timing goals.• Verification - support the verification team in test bench development, formal methods, and simulation/emulation for functional verification• Performance exploration and correlation - explore high-performance strategies and work with the performance verification team to verify that the RTL design meets targeted performance.• Design delivery - work with multi-functional engineering team to implement and verify physical design on the aspects of timing, area, reliability, testability and power.
  • Minimum BS and 3+ years of relevant industry experience
  • Knowledge of microprocessor architecture
  • Knowledge of Verilog and/or VHDL
  • Experience with simulators and waveform debugging tools
  • Knowledge of logic design principles along with timing and power implications
  • Expertise in one or more of the following areas: Machine-learning algorithms and mapping to hardware, Implementing Matrix and vector operations in hardware, Register renaming, Instruction scheduling, Integer, Floating-point and load-store execution
  • Understanding of low power microarchitecture techniques
  • Understanding of high-performance techniques and trade-offs in a CPU microarchitecture
  • Experience in C or C++ programming
  • Experience using an interpretive language such as Perl or Python
Note: Apple benefit, compensation and employee stock programs are subject to eligibility requirements and other terms of the applicable plan or program.