Develops pre-Silicon functional validation tests to verify system will meet design requirements. Creates test plans for RTL validation, defining and running system simulation models, and finding and implementing corrective measures for failing RTL tests. Analyzes and uses results to modify testing.Mtech graduate with below skills -VLSI, Design, Verification, System Verilog, PERL-Python, C, C++, PERL