Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, a related field, or equivalent practical experience.
8 years of experience in CPU or AI accelerator logic/RTL design, including microarchitecture definition and PPA optimizations.
Experience with RTL language (System Verilog) and related design processes (e.g., Lint, UPF).
Preferred qualifications:
Master's degree or PhD in Electrical Engineering, Computer Engineering or Computer Science, with an emphasis on computer architecture, or a related field.
Experience leading front-end design for modern processor components or AI accelerators.
Experience with ARM Instruction Set Architecture.
Experience with SOC design, architect, and integration.