Expoint - all jobs in one place

The point where experts and best companies meet

Limitless High-tech career opportunities - Expoint

Google RTL Design Lead Silicon 
India, Karnataka, Bengaluru 
327679256

19.11.2024
Minimum qualifications:
  • Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience.
  • 8 years of experience with digital design in ASIC.
  • 4 years of experience in people management.
  • Experience with RTL design using Verilog/System Verilog and microarchitecture.
  • Experience with ARM-based SoCs, interconnects, and ASIC methodology.

Preferred qualifications:
  • Master’s degree in Electrical Engineering or Computer Engineering.
  • Experience with methodologies for low power estimation, timing closure, and synthesis.
  • Experience leading IP/SoC design team for low power SoCs.
  • Ability to drive a multi-generational roadmap for IP/SoC development.