Amazon Senior ASIC Design Engineer Hardware Compute Group 

United States, California, Sunnyvale 

327306836

As a Sr. ASIC Design Engineer, you work with a team creating hardware accelerator IP to be deployed in a range of Amazon devices. You will develop hardware IP to accelerate applications in machine learning, computer vision and robotics. You will work closely with scientists, SoC Architects, software and verification to develop IP that meets the power, performance and area goals for Amazon devices. You will help define the processes, methods and tools for design and implementation of large complex IP blocks.
In this role you will:
- Micro-architect and design hardware accelerator IP in Verilog HDL
- Help define and own ASIC design methodologies
- Lead cross functional SOC development activities

- BS degree or higher in EE or CE or CS
- 7+ years or more of practical semiconductor ASIC design experience including owning end to end design of major SOC blocks
- Successful tape outs as an owner of a major design block
- Experience writing HDL in Verilog/SystemVerilog and understanding architectural models and algorithms in C/C++
- Experience in RTL coding and debug, as well as performance/power/area analysis and trade-offs
- Proficient in design methodologies and EDA tools
- Experience working with Synthesis, timing and design constraints

- In-depth knowledge of CPU, DSP, or programmable accelerators
- Experience in designing Multimedia pipeline
- Experience working with RISC-V
- SOC bring-up and post silicon validation experience
- Experience with early power analysis
- Architecture/System engineering experience
- Experience developing with modern programming languages (Python, Java, C/C++), open-source technologies, and Linux.
- Experience with gate level testing and multi clock design practices (CDC)
- Experience working with software teams to tightly define the HW/SW interface including control/status registers, and error handling.
- Experience working closely with physical design teams to develop highly optimized ASICs with excellent power, performance and area.
- Experience in micro-architecture definition from architecture guideline and model analysis.
- Experience in timing analysis and working with physical design teams to close timing.
- Experience in working with internal and external partners.