The point where experts and best companies meet
Apple Design Test Engineer United States, Texas, Austin 253115823
26.09.2024
Share
Description
Own all aspects of development design for large SOC blocks including: Internal and external IP integration, design of system bus and control bus logic for connectivity of IP blocks to main SOC infrastructure, ownership of the Integration Spec for the design project, integration and optimization of any memories and hard macros required for the block, run synthesis, netlist generation, and timing closure for the blockWork closely with Chip Architecture, Design verification, Physical Design, DFT, and power teams to achieve first tapeout success on designsDevelop and maintain methodology/flows/checks for your designWork with multi-disciplinary groups to make sure designs are delivered on time and with highest quality by incorporating proper checks at every stage of the design process
Minimum Qualifications
- Enrolled in BSEE/MSEE, MSCE, or PhD program
Preferred Qualifications
- Knowledge of the ASIC design flow, FE and Design verification, synthesis, scripting and netlist generation
- Proven track record of high performance designs for low power applications, RTL design and timing closure on large complex designs
- SOC IP integration and RTL Design for performance, low area, and low power
- FE synthesis with DFT insertion
- ASIC design flow and netlist flow checks - CDC, Logical Equivalence
- UPF flow for power islands as well as voltage islands
- Familiarity with DFT and backend related methodology and tools is a plus
Additional Requirements
Apple is an equal opportunity employer that is committed to inclusion and diversity. We take affirmative action to ensure equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics.
These jobs might be a good fit
