Share
As a member of our Mixed-Signal high-speed I/O SerDes group, you'll be working on NVDIA's latest groundbreaking technology that enables and accelerates gaming, artificial intelligence, deep learning, and autonomous driving. Your design will be consumed by standard as well as industry-leading proprietary high-speed protocols and will serve as one of the key IPs in many complex SoC.
What you'll be doing:
Work with analog designers to build accurate systemVerilog model of analog components such as closed-loop PLL, Rx CTLE, SAR ADC and also optics components.
You’ll work with system architects, digital designers to define and verify the system architecture specification and refine adaptation algorithms.
Help in streamlining workflows with accurate scripts to increase efficiency and enables reusability
Be actively involve in silicon bringup, build scripts that can be used for debug, QA, characterization and ATE
What we need to see:
B.S. or MS degree in Electrical Engineering or equivalent experience
12+ year of experience demonstrated ability working in high-speed I/O digital design, knowledge at protocol level (SATA, PCIE, USB) preferred
Have a deep understanding of Verilog or SystemVerilog, logic design and circuit modeling for mixed-signal blocks
Deep understanding of high-speed Serdes/PLL analog circuit design.
Proven experience with custom digital circuit design and adaptation algorithms, such as DFE, CTLE, CDR, and offset cancellation
Have a strong background in Perl and Python scripting
Background in computer architecture and deep learning is a plus
You will also be eligible for equity and .
These jobs might be a good fit