Expoint - all jobs in one place

The point where experts and best companies meet

Limitless High-tech career opportunities - Expoint

Broadcom Digital Design SerDes IP Engineer 
United States, Colorado, Fort Collins 
216897042

05.05.2024

Digital Design: SerDes Digital IP Design Engineer:

Oversees definition, design, verification co-definition, and documentation for SerDes development. Performs architecture design, rtl development, constraints, synthesis, timing analysis, verification, documentation, and support for SerDes designs. Knowledge of all aspects of the process flow from high-level RTL design to synthesis, RTL/ netlist audits (using tools such as Spyglass), Formal verification, constraints development and analysis w/ emphasis on CDCs in the context of synthesis and over all use in PrimeTime, Timing model generation (ETM/ .db). Emphasis on Spyglass lint, CDC and abstract model generation along with design constraint and timing analysis.

Knowledge

Synthesis flows (design compiler or newer tools), lint and CDC analysis (spyglass), constraints development and timing model creation (primetime) along with formality is desired. Knowledge of SerDes architecture and protocols are a plus. Knowledge of spyglass, VC spyglass, design compiler and primetime is a must.

Job Complexity:

Works on significant and unique development and support issues where analysis of situations or data requires an evaluation of intangibles along with an in-depth understanding of the underlying designs and implementation techniques used. Exercises independent judgment in methods, techniques and evaluation criteria for obtaining results. Creates formal networks involving coordination among groups and works well with individuals and teams spread across geographical

Qualifications and Requirements:

  • Bachelors inElectrical/Electronicsengineering with at least 8 years or more experience in a relevant field or Masters inElectrical/Electronicsengineering with at least 6 years or more experience in a relevant field

  • Familiarity with VLSI design tools for lint, CDC, synthesis, DFT insertion, timing analysis and scripting languages.

  • Proficiency in UNIX/Linux

Compensation and Benefits

The annual base salary range for this position is $91,200 - $152,000.

This position is also eligible for a discretionary annual bonus in accordance with relevant plan documents, and equity in accordance with equity plan documents and equity award agreements.