Expoint – all jobs in one place
Finding the best job has never been easier
Limitless High-tech career opportunities - Expoint

Google ASIC RTL Engineer III Silicon 
India, Karnataka, Bengaluru 
172057772

Today
Minimum qualifications:
  • Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience.
  • 4 years of experience with digital logic design principles, RTL design concepts, and languages, such as Verilog or SystemVerilog.
  • Experience with logic synthesis techniques to optimize RTL code, performance and power, as well as low-power design techniques.

Preferred qualifications:
  • Master's or PhD degree in Electrical Engineering, Computer Engineering, or Computer Science.
  • Experience with a scripting language like Perl or Python.
  • Experience with ASIC or FPGA design verification, synthesis, timing/power analysis, and DFT.
  • Knowledge of high-performance and low-power design techniques, assertion-based formal verification, FPGA and emulation platforms, and SOC architecture.
  • Knowledge of memory compression, fabric, coherence, cache, or DRAM.