In this role you will:- Modify and maintain UVM-based verification test bench components and environments- Modify and maintain Object-oriented functional models of the underlying design- Develop comprehensive constrained random test suites- Run simulations and debug design and test environment issues- Create & analyze functional coverage, enhance the test environment to target coverage holes