As an SOC/ASIC Integration & Synthesis Engineer, you will have responsibilities spanning various aspects of SOC design: - Drive all front-end integration activities like Integration, Synthesis, UPF, Logical Equivalence, ECO, etc. - Work closely on methodology improvements for improving synthesis QOR.- Work on Low power design, writing UPFs, close on power intent verification at the chip level.- Work on RTL integration, timing constraints, and synthesis of designs.- Knowledge of FE flows like Lint & LEQ and scripting is a plusWork closely with other engineers that are members of the SOC Design, SOC Design Verification, Emulation, STA, Power, and Physical Design teams.