Expoint - all jobs in one place

The point where experts and best companies meet

Limitless High-tech career opportunities - Expoint

Google Silicon IP RTL Design Engineer Google Cloud 
India, Karnataka, Bengaluru 
122162371

28.04.2025
Minimum qualifications:
  • Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, a related field, or equivalent practical experience
  • 5 years of experience in ASIC development with Verilog/SystemVerilog, Vhsic Hardware Description Language (VHDL), or Chisel.
  • Experience with ASIC design verification, synthesis, timing/power analysis, and Design for Testing (DFT).
  • Experience in micro-architecture and design of IPs and subsystems.

Preferred qualifications:
  • Experience with coding languages (e.g., Python or Perl).
  • Experience in System on a Chip (SoC) designs and integration flows.
  • Knowledge of arithmetic units, bus architectures, processor design, accelerators, or memory hierarchies.
  • Knowledge of high performance and low power design techniques.