Expoint – all jobs in one place
Finding the best job has never been easier

Cpu Cache Subsystem Design Manager jobs at Google in Israel, Tel Aviv-yafo

Discover your perfect match with Expoint. Search for job opportunities as a Cpu Cache Subsystem Design Manager in Israel, Tel Aviv-yafo and join the network of leading companies in the high tech industry, like Google. Sign up now and find your dream job with Expoint
Company (1)
Job type
Job categories
Job title (1)
Israel
Tel Aviv-yafo
340 jobs found
09.11.2025
G

Google Design Verification Engineer CPU Google Cloud Israel, Tel Aviv District, Tel Aviv-Yafo

Limitless High-tech career opportunities - Expoint
Bachelor's degree in Electrical Engineering or equivalent practical experience. 3 years of experience verifying digital logic at RTL level using SystemVerilog, or Specman/E for FPGAs or ASICs. Experience creating and...
Description:
Note: By applying to this position you will have an opportunity to share your preferred working location from the following:.
Minimum qualifications:
  • Bachelor's degree in Electrical Engineering or equivalent practical experience.
  • 3 years of experience verifying digital logic at RTL level using SystemVerilog, or Specman/E for FPGAs or ASICs.
  • Experience creating and using verification components and environments in standard verification methodology.
  • Experience verifying digital systems using standard IP components/interconnects (e.g., microprocessor cores, hierarchical memory subsystems).

Preferred qualifications:
  • Master’s degree in Electrical Engineering, Computer Science, or a related field.
  • Experience with UVM, SystemVerilog, or other scripting languages (e.g., Python, Perl, Shell, Bash, etc.).
  • Experience with CPU implementation, assembly language, or compute System on a Chip (SOC).
Show more
09.11.2025
G

Google Staff Design Engineer Google Cloud Networking Israel, Tel Aviv District, Tel Aviv-Yafo

Limitless High-tech career opportunities - Expoint
Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience. 10 years of experience architecting networking ASICs from specification to production. Experience developing...
Description:
Note: By applying to this position you will have an opportunity to share your preferred working location from the following:.
Minimum qualifications:
  • Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience.
  • 10 years of experience architecting networking ASICs from specification to production.
  • Experience developing RTL for ASIC subsystems.
  • Experience with cross-functional engagement in micro-architecture, design, verification, logic synthesis, and timing closure.

Preferred qualifications:
  • Experience working with software teams optimizing the hardware/software interface.
  • Experience working with design networking like: Remote Direct Memory Access (RDMA) or packet processing and system design principles for low latency, high throughput, security, and reliability.
  • Experience in TCP, IP, Ethernet, PCIE and DRAM including Network on Chip (NoC) principles and protocols (AXI, ACE, and CHI).
  • Experience architecting networking switches, end points, and hardware offloads.
  • Understanding of packet classification, processing, queuing, scheduling, switching, routing, traffic conditioning, and telemetry.
  • Proficiency in a procedural programming language (e.g. C++, Python, Go).
Show more

These jobs might be a good fit

09.11.2025
G

Google Senior Manager Customer Solutions Engineering gTech Ads Israel, Tel Aviv District, Tel Aviv-Yafo

Limitless High-tech career opportunities - Expoint
Bachelor's degree in Electrical Engineering or equivalent practical experience. 3 years of experience verifying digital logic at RTL level using SystemVerilog, or Specman/E for FPGAs or ASICs. Experience creating and...
Description:
Note: By applying to this position you will have an opportunity to share your preferred working location from the following:.
Minimum qualifications:
  • Bachelor's degree in Electrical Engineering or equivalent practical experience.
  • 3 years of experience verifying digital logic at RTL level using SystemVerilog, or Specman/E for FPGAs or ASICs.
  • Experience creating and using verification components and environments in standard verification methodology.
  • Experience verifying digital systems using standard IP components/interconnects (e.g., microprocessor cores, hierarchical memory subsystems).

Preferred qualifications:
  • Master’s degree in Electrical Engineering, Computer Science, or a related field.
  • Experience with UVM, SystemVerilog, or other scripting languages (e.g., Python, Perl, Shell, Bash, etc.).
  • Experience with CPU implementation, assembly language, or compute System on a Chip (SOC).
Show more
Find your dream job in the high tech industry with Expoint. With our platform you can easily search for Cpu Cache Subsystem Design Manager opportunities at Google in Israel, Tel Aviv-yafo. Whether you're seeking a new challenge or looking to work with a specific organization in a specific role, Expoint makes it easy to find your perfect job match. Connect with top companies in your desired area and advance your career in the high tech field. Sign up today and take the next step in your career journey with Expoint.