What You'll Do
The Core Hardware Business Unit is looking for a motivated Senior Verification engineer/lead to engage in new development of our UCS family. You will have an ASIC design and verification background with hands-on experience in RTL verification and in-depth knowledge of SoC development cycle and the best industry practices, from specification through tape-out and lab validation, and a proven track record of success in high-performance/high-volume semiconductor markets.
Architect block, cluster and top level DV environment infrastructure
Create DV infrastructure from scratch for block, cluster and top level environments
Maintaining existing DV environments and enhancing them
Ensuring complete verification coverage through implementation and review of code and functional coverage
Working closely with designers
Supporting tests done with emulation
Work closely with software teams and debug issues found during firmware development
Be responsible for ASIC bring up
8+ years ASIC design verificationexperiencewith
Bachelor’s or Master’s degree in equivalent experience.Prior experience with ASIC verification using UVM/System Verilog.
Preferred Qualifications
Domain experience on one or more protocols – PCIe, Ethernet, RDMA, TCP
Prior experience with Forwarding logic/Parsers/P4
Prior experience with Veloce/Palladium/Zebu/HAPS
Priorexperiencewith formal verification (iev/vc formal)