המקום בו המומחים והחברות הטובות ביותר נפגשים
Apple PLL/Clocking Design Engineer United States, Oregon, Beaverton 950838181
Yesterday
- BSEE with at least 10 years of relevant experience
- Technical Expertise: Demonstrated proficiency in PLL/FLL and frequency synthesis architecture and circuit design. This includes digital and analog approaches, DCO/VCO design both RO and LC, Fractional-N, SSC, Spur and Jitter cancellation techniques ..etc
- Good knowledge of band gaps, bias circuits, op-amps, LDOs, feedback and compensation techniques.
- Clocking Mastery: Deep understanding of clocking fundamentals, with a solid grasp of phase noise, jitter analysis, budgeting, and feedback loop dynamics.
- Simulation and Modeling: Skilled in developing System Verilog models, and performing behavioral simulations to explore new architectural performance and impact on loop dynamics. Ability to design/debug RTL is a plus.
- Attention to Detail: Exceptional focus on understanding the problems at hand and their systemic impacts, ensuring thoroughness in problem-solving.
- Innovation and Learning: A history of innovation and self-directed learning, with demonstrated leadership skills and a growth mindset.
- Team Collaboration: Outstanding teamwork capabilities paired with strong productivity and scripting skills, ideally with experience in using industry-standard design tools.
משרות נוספות שיכולות לעניין אותך
