Expoint - all jobs in one place

מציאת משרת הייטק בחברות הטובות ביותר מעולם לא הייתה קלה יותר

Limitless High-tech career opportunities - Expoint

Microsoft Director Silicon Design 
United States, California, Mountain View 
791200127

30.07.2024

Microsoft’s mission is to empower every person and every organization on the planet to achieve more. Join us to achieve this by building the world’s computer. The Artificial Intelligence Silicon Engineering team is seeking passionate, driven, and intellectually curious computer/electrical engineer to deliver premium-quality designs once considered impossible. We are responsible for delivering cutting-edge AI designs that can perform complex and high-performance functions in an extremely efficient manner.

to work in the dynamic Microsoft Artificial Intelligence System on Chip (AISoC) Silicon team. You will be part of the design team, driving many facets of high performance, high bandwidth designs.

Microsoft’s mission is to empower every person and every organization on the planet to achieve more. As employees we come together with a growth mindset, innovate to empower others, and collaborate to realize our shared goals. Each day we build on our values of respect, integrity, and accountability to create a culture of inclusion where everyone can thrive at work and beyond.

Required Qualifications

  • 9+ years of related technical engineering experience
    • OR Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 5+ years technical engineering experience or internship experience
    • ORMaster's degree in Electrical Engineering, Computer Engineering, Computer Science, or related fieldAND 3+ years technical engineering experience
    • OR Doctorate degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 2+ years technical engineering experience.
  • 5+ years of technical design leadership and/or management experience
  • 8+ years of experience of micro-architecture including knowledge of areas such as on-chip networks, fabric design, and familiar with various on-chip bus protocols
  • 8+ years of experience with logic design flow (including RTL entry and simulation, synthesis, basic floor-planning, timing constraints, timing closure, and post-silicon debug)

Other Requirements

  • Ability to meet Microsoft, customer and/or government security screening requirements are required for this role. These requirements include, but are not limited to, the following specialized security screenings: Microsoft Cloud Background Check: This position will be required to pass the Microsoft Cloud background check upon hire/transfer and every two years thereafter.

Preferred Requirements

  • 8+ years of technical management experience
  • Have successfully developed and driven technical strategy and capabilities in a particular area
  • Demonstrated success in running cross-disciplinary taskforces
  • Proven leadership skills
  • communication, collaboration and teamwork skills and ability to contribute to diverse and inclusive teams
  • 15+ years of industry experience in digital RTL design and development teams
  • Experience assembling a project plan with inputs from multiple stakeholders as well as the development team, then tracking, reporting, and identifying mitigation steps as needed to adhere to the project schedule

Silicon Engineering M5 - The typical base pay range for this role across the U.S. is USD $137,600 - $267,000 per year. There is a different range applicable to specific work locations, within the San Francisco Bay area and New York City metropolitan area, and the base pay range for this role in those locations is USD $180,400 - $294,000 per year.Certain roles may be eligible for benefits and other compensation. Find additional benefits and pay information here:

Microsoft will accept applications for the role until July 31, 2024.

Responsibilities
  • Driving and managing a team of designers for development of custom on-chip fabrics to deliver high performance, high bandwidth and low latency for the next generation Artificial Intelligence System on Chip.
  • Be a key member of the technical management team developing world-class AI SoC designs
  • Manage a design team responsible for development of high frequency/performance blocks
  • Provide technical and project management guidance to your development team and be involved in all aspects of Register Transfer Level development
  • Plan the work of your team on multiple simultaneous development projects with broader leadership team
  • Manage direct reports, goal setting, coaching, performance appraisals, career planning and compensation recommendations
  • Other

    • Embody our