Expoint - all jobs in one place

מציאת משרת הייטק בחברות הטובות ביותר מעולם לא הייתה קלה יותר

Limitless High-tech career opportunities - Expoint

Broadcom Verification Engineer 
United States, California, San Jose 
279058795

05.05.2024

Job Description:

The ASIC Product Division in Broadcom, a leading supplier of state-of-the-art SoC and embedded IP, is looking for qualified individuals to work in SoC and IP development programs. The candidate will be joining a high performance design team responsible for state-of-the-art subsystem development to meet customer requirements.

Job Requirements:

  • A Bachelor’s Degree in Electrical and Electronic Engineering, Computer Science, or equivalent

  • 8+ years relevant industry experience.

  • Experience in verifying designs at system level and IP or block level.

  • Fluent knowledge of RTL verification methodologies including System Verilog.

  • Strong experience in ASIC design verification flows and DV methodologies

  • Strong working knowledge of object oriented verification languages (OVM, UVM, etc.), C/C++, Perl, Python and scripting skills.

  • Demonstrated ability to plan & build complex, reusable, scalable test benches

  • Strong and independent design debugging capability with black box and white box approaches. Working knowledge of industry debug tools.

  • Strong verbal and written communication skills. Must be comfortable working in a team environment with verification team and design team members.

  • Demonstrated ability to analyze, resolve complex verification trade-off scenarios and work in dynamic environment with changing requirements.

  • Must have legal authorization to work in the US

The candidate should have expertise in some (or preferably all) of the following areas:

  • Experience with hardware design and debug, C++/SystemC/Python and other programming languages & development processes using Synchronicity/GIT are a strong plus.

  • Experience working with Emulators and FPGA based prototyping a plus.

  • Familiarity with overall chip design methodologies and tools

  • Knowledge of CPU, DDR, Bus Protocol (AHB/AXI/CXS), Network Protocol or DSP design preferred

Compensation and Benefits

The annual base salary range for this position is $106,800 - $178,000.

This position is also eligible for a discretionary annual bonus in accordance with relevant plan documents, and equity in accordance with equity plan documents and equity award agreements.