

Share
What you’ll be doing:
Work on a unit level testbench, working on directed and random tests and test infrastructure, and contributing to the future direction of the methodology for the testbench
Partner closely with RTL and architecture teams to help refine the microarchitecture plans to ensure that changes to the design are verifiable
Architect and plan the verification strategy and execution for sub-system features impacting your unit
Leverage state-of-the-art AI tools to improve verification efficiency, automation, and overall productivity
Support post-silicon validation activities
What we need to see:
Recently completed a BS or MS in electrical engineering or computer engineering (or equivalent experience)
Strong communication and problem solving skills
Exposure to ASIC design, ASIC verification and computer architecture,
Strong programming and debugging capability with at least one of the following languages: SystemVerilog, C and/or C++, Python and/or Perl
Deep knowledge of object-oriented programming concepts
Ways to stand out from the crowd:
Experience with testplan writing and testbench component design
Exposure to constrained random testing and coverage driven verification
Exposure to verification methodology, like UVM
Background with assertion-based verification, Semiformal Verification (SFV)
Experience with AI-powered tools, like Cursor and Claude
You will also be eligible for equity and .
These jobs might be a good fit