המקום בו המומחים והחברות הטובות ביותר נפגשים
Job duties include:
Develop Test plans for all features for Block/Core/SOC and Write Functional coverage for these features.
Architect and develop scalable and re-usable testbenches, using the framework of the verification methodology
Build pseudo-random tests to verify and get to full Functional coverage
Debug Regression failures, analyze Functional Coverage gaps and improve tests to cover the gaps
Think differently and out-of-the-box to stress the DUT and verify it in an efficient way.
Lead the documentation of verification strategy including Test plans, Verification Environment, pseudo-random tests, etc. Lead reviews with design/architecture.
Drive improvements in Verification in terms of quality and efficiency.
Requirements:
Bachelor's degree in Electrical Engineering or related degree and 8+ years related experience or Master's degree in Electrical Engineering or related degree and 6+ years related experience
xperience writing and debugging complex test benches
Must have deep understand of all aspects of Verification from building Testbenches, developing Test plans and pseudo-random tests, Functional coverage.
Must have proficiency in System Verilog and Verification Methodologies like UVM/VMM/OVM
Should have exceptionally good command over fundamental OOP principles.
A good understanding of a complex protocol like PCIe or other multi-layered protocol
Capability to work independently and deliver.
Knowledge of PCI Express protocol is desired
Compensation and Benefits
The annual base salary range for this position is $106,800 - $178,000.
This position is also eligible for a discretionary annual bonus in accordance with relevant plan documents, and equity in accordance with equity plan documents and equity award agreements.
משרות נוספות שיכולות לעניין אותך