Expoint – all jobs in one place
המקום בו המומחים והחברות הטובות ביותר נפגשים
Limitless High-tech career opportunities - Expoint

Microsoft Senior Physical Design Engineer 
Taiwan, Taoyuan City 
214066555

02.09.2025

Silicon Enare responsible forAI designs that can perform complex and high-performance functions in an extremely efficient manner.

Design Engineertechnical environmentYou will be part of the design team, driving manyof high performance, high bandwidth designs.

Required/Minimum Qualifications

  • Bachelor's orMaster’s in Electrical or Computer Engineeringor related field with 8+ years of experience
  • Experience intapeoutsof complex ASICs in leading edge technology


  • to meet Microsoft, customer and/or government security screening requirementsarerequiredfor this role. These requirements include, but are not limited to, the following specialized security screenings: Microsoft Cloud Background Check: This position will berequiredto pass the Microsoft Cloud background check upon hire/transfer and every two years thereafter.
  • This role will require access to information that is controlled for export under export control regulations, potentially under the U.S. International Traffic in Arms Regulations or Export Administration Regulations, the EU Dual Use Regulation, and/or other export control regulations.  As a condition of employment, the successful candidate will be required to provide either proof of their country of citizenship or proof of their US. residency or other protected status (e.g., under 8 U.S.C. 1324b(a)(3)) for assessment of eligibility to access the export-controlled information. To meet this legal requirement, and as a condition of employment, the successful candidate’s citizenship will be verified with a valid passport. Lawful permanent residents, refugees, and asylees may verify status using other documents, where applicable.
Responsibilities

In this role you will:

  • As a Senior Physical Design Engineer, you willbe responsible forPhysical Design tasks at block, subsystem, sub-chip, and/or full-chip level.  The tasks will includeFloorplanning, Synthesis, Placement, CTS and custom clocking, Routing, Static Timing, Physical Verification, Formal Equivalency, Power Efficiency, IR-Drop, and EM.  You may also be involved in Physical Design flow development/automation and evaluation of and recommendations for technology, IP, and vendor selection.
  • required