Industry experience ASIC or Logic Design, verification, or relevant work experience. Industry experience with Verilog, SystemVerilog. Experience with C/C++, Python/Perl. Experience covering Micro-architecture, RTL Design, Design timing/area/power optimizations, RTL synthesis....