Minimum BS and 3+ years of relevant industry experience. Experience with physical verification flows: DRC/LVS/ANT/HVDRC signoff flows and/or full-chip integration methodology. Experience with ESD, macro placement design guidelines, digital/analog mixed...