Expoint - all jobs in one place

מציאת משרת הייטק בחברות הטובות ביותר מעולם לא הייתה קלה יותר

Limitless High-tech career opportunities - Expoint

Google RTL Design Engineer Security 
India, Karnataka, Bengaluru 
839302901

01.09.2024
Minimum qualifications:
  • 5 years of experience in designing RTL digital logic using System Verilog for FPGA/Application-Specific Integrated Circuit (ASIC).
  • Experience in scripting language such as Perl or Python.
  • Experience in area, power and performance optimization.

Preferred qualifications:
  • Master's degree or PhD in Electrical Engineering, Computer Science, or equivalent practical experience.
  • Experience in design and development of security blocks or crypto blocks.