• Work with CPU, CAD, and design teams to engineer new flows/algorithms to improve PPA• Detailed analysis across partitions to understand optimization opportunity• Develop new PD focused flows to improve CPU performance and efficiency • Cross-functional collaboration across STA, library, tech and post silicon team to improve optimization during physical design